MEMORY cmos 2 M × 8 BIT FAST PAGE MODE DYNAMIC RAM

MB8117800A-60/-70

CMOS 2,097,152 × 8 Bit Fast Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB8117800A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 8-bit increments. The MB8117800A features a "fast page" mode of operation whereby high-speed random access of up to 1,024-bits of data within the same row can be selected. The MB8117800A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8117800A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.


The MB8117800A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8117800A are not critical and all inputs are TTL compatible.

■ PRODUCT LINE & FEATURES

Para	ameter	MB8117800A-60	MB8117800A-70
RAS Access Time		60 ns max.	70 ns max.
Random Cycle Time		110 ns min.	130 ns min.
Address Access Tim	ne	30 ns max.	35 ns max.
CAS Access Time		15 ns max.	17 ns max.
Hyper Page Mode C	ycle Time	40 ns min.	45 ns min.
Low Power Dissipation	Operating Current	715 mW max.	660 mW max.
	Standby Current	11 mW max. (TTL level) /	5.5 mW max. (CMOS level)

- 2,097,152 words × 8 bit organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are TTL compatible
- 2048 refresh cycles every 32.8ms
- · Self refresh function
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Fast Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


■ PACKAGE




Package and Ordering Information

- 28-pin plastic (400mil) SOJ, order as MB8117800A-xxPJ
- 28-pin plastic (400mil) TSOP-II with normal bend leads, order as MB8117800A-xxPFTN


■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
A ₀ to A ₁₀	Address inputs row : A ₀ to A ₁₀ column : A ₀ to A ₉ refresh : A ₀ to A ₁₀
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
ŌĒ	Output enable
DQ ₁ to DQ ₈	Data Input/Output
Vcc	+5.0 volt power supply
Vss	Circuit ground
N.C.	No Connection



■ BLOCK DIAGRAM



■ FUNCTIONAL TRUTH TABLE

Operation Mode		Clock	Input		Add	Iress	Input	Data	Refresh	Note
Operation wode	RAS	CAS	WE	OE	Row	Column	Input	Output	Kellesii	Note
Standby	Н	Н	Х	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	Х	Х	_	_	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L	Н→Х	L	_	_	_	Valid	Yes	Previous data is kept.

X; "H" or "L"

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-one input bits are required to decode any eight of 16,777,216 cell addresses in the memory matrix. Since only eleven address bits (A0 to A10) are available, the row and column inputs are separately strobed by \overline{RAS} and \overline{CAS} as shown in Figure 1. First, eleven row address bits are input on pins A0-through-A10 and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after \overline{tRAH} (min) + \overline{tT} is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUTS

Input data is written into memory in either of three basic ways-an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data ($\overline{DQ_1}$ - $\overline{DQ_8}$) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

^{*;} It is impossible in Fast Page Mode.

DATA OUTPUTS

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

trac: from the falling edge of RAS when trcd (max) is satisfied.

tcac: from the falling edge of CAS when tRCD is greater than tRCD (max).
taa: from column address input when tRAD is greater than tRAD (max).

toea: from the falling edge of OE when OE is brought Low after trac, tcac, or taa.

The data remains valid until either CAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 1,024 x 8-bits can be accessed and, when multiple MB8117800As are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	Vin, Vout	-0.5 to +7.0	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +7.0	V
Power Dissipation	P□	1.0	W
Short Circuit Output Current	_	50	mA
Operating Temperature	Торе	0 to 70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp	
Supply Voltage	*1	Vcc	4.5	5.0	5.5	W		
Supply voltage	ı	Vss	0	0	0	V	0°C to 1.70°C	
Input High Voltage, all inputs	*1	VIH	2.4	_	6.5	V	0°C to + 70°C	
Input Low Voltage, all inputs*	*1	VIL	-3.0	_	0.8	V		

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao to A10	C _{IN1}	5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	5	pF
Input/Output Capacitance, DQ1 to DQ8	Сра	7	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

Parameter No	Notes		Symbol	Condition		Values		Unit
			Symbol	Condition	Min.	Тур.	Max.	Ullit
Output high voltage		Vон	lон = −5.0 mA	2.4	_	_	V	
Output low voltage			Vol	IoL = +4.2 mA	_	_	0.4	V
Input leakage current	(any	y input)	I _{I(L)}	$ \begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 4.5 \ V \leq V_{\text{CC}} \leq 5.5 \ V; \\ V_{\text{SS}} = 0 \ V; \ All \ other \ pins \\ not \ under \ test = 0 \ V \\ \end{array} $	-10	_	10	μΑ
Output leakage currer	nt		I _{DQ(L)}	0 V≤ Voυτ ≤ Vcc; Data out disabled	-10	_	10	
Operating current (Average power		MB8117800A-60	lcc1	RAS & CAS cycling;	_	_	130	mA
supply current)	*2	MB8117800A-70	1001	trc = min			120	,
Standby current	TTL level			RAS = CAS = VIH			2.0	A
(Power supply current)		CMOS level	Icc2	$\overline{RAS} = \overline{CAS} \ge Vcc - 0.2$		_	1.0	mA
Refresh current #1 (Average power supply	.,	MB8117800A-60	Іссз	CAS = V _{IH} , RAS cycling;			130	mA
current)	*2 MB8117800A-70		1003	t _{RC} = min	_		120	mA
Fast Page Mode	MB8117800A		Icc4	RAS = V _{IL,} CAS cycling;			120	mA
Current	*2	MB8117800A-70	1004	t _{PC} = min			110	IIIA
Refresh current #2 (Average power		MB8117800A-60	Icc5	RAS cycling; CAS-before-RAS;			120	mA
supply current)	*2			trc = min	_		110	111/1
Refresh current #3 (Average power		MB8117800A-60	Icc ₉	RAS = V _{IL} , CAS = V _{IL} Self refresh;		_	1000	μА
supply current)		MB8117800A-70	1009	trass = min			1000	μΛ

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5


No.	Parameter	Notes	Symbol	MB8117	'800A-60	MB8117	'800A-70	Unit
NO.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		tref	_	32.8	_	32.8	ms
2	Random Read/Write Cycle Time		tRC	110	_	130	_	ns
3	Read-Modify-Write Cycle Time		t RWC	150	_	174	_	ns
4	Access Time from RAS	*6, 9	t RAC	_	60	_	70	ns
5	Access Time from CAS	*7, 9	tcac	_	15	_	17	ns
6	Column Address Access Time	*8, 9	t AA	_	30	_	35	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Buffer Turn On Delay Time		ton	0	_	0	_	ns
9	Output Buffer Turn Off Delay Time	*10	toff	_	15	_	17	ns
10	Transition Time		t⊤	3	50	3	50	ns
11	RAS Precharge Time		t RP	40	_	50	_	ns
12	RAS Pulse Width		t ras	60	100000	70	100000	ns
13	RAS Hold Time		t RSH	15	_	17	_	ns
14	CAS to RAS Precharge Time		t CRP	5	_	5	_	ns
15	RAS to CAS Delay Time	*11, 12	trcd	20	45	20	53	ns
16	CAS Pulse Width		t cas	15	_	17	_	ns
17	CAS Hold Time		tсsн	60	_	70	_	ns
18	CAS Precharge Time (Normal)	*19	t CPN	10	_	10	_	ns
19	Row Address Set Up Time		t asr	0	_	0	_	ns
20	Row Address Hold Time		t RAH	10	_	10	_	ns
21	Column Address Set Up Time		tasc	0	_	0	_	ns
22	Column Address Hold Time		t CAH	15	_	15	_	ns
23	Column Address Hold Time from RAS		t ar	35	_	35	_	
24	RAS to Column Address Delay Time	*13	t RAD	15	30	15	35	ns
25	Column Address to RAS Lead Time		t ral	30	_	35	_	ns
26	Column Address to CAS Lead Time		t CAL	30	_	35	_	ns
27	Read Command Set Up Time		trcs	0	_	0	_	ns
28	Read Command Hold Time Referenced to RAS	*14	t rrh	0	_	0	_	ns
29	Read Command Hold Time Referenced to CAS	*14	t RCH	0	_	0	_	ns
30	Write Command Set Up Time	*15, 20	twcs	0	_	0	_	ns


(Continued)

Ne	Doromotor Notes	Sumbal	MB8117	800A-60	MB8117	l lmit	
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
31	Write Command Hold Time	twcн	15	_	15	_	ns
32	Write Hold Time from RAS	twcr	35	_	35	_	ns
33	WE Pulse Width	t wp	15	_	15	_	ns
34	Write Command to RAS Lead Time	t RWL	15	_	17	_	ns
35	Write Command to CAS Lead Time	t cwL	15	_	17	_	ns
36	DIN Setup Time	tos	0	_	0	_	ns
37	DIN Hold Time	t DH	15	_	15	_	ns
38	Data Hold Time from RAS	t DHR	35		35		ns
39	RAS to WE Delay Time *20	trwd	80	_	92	_	ns
40	CAS to WE Delay Time *20	tcwd	35	_	39	_	ns
41	Column Address to WE Lead Time *20	tawd	50	_	57	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh cycles)	t RPC	5	_	5	_	ns
43	CAS Setup Time for CAS -before- RAS Refresh	tcsr	0	_	0	_	ns
44	CAS Hold Time for CAS -before- RAS Refresh	t chr	10	_	12	_	ns
45	Access Time from OE *9	t oea	_	15	_	17	ns
46	Output Buffer Turn Off Delay from OE *10	t oez	_	15	_	17	ns
47	OE to RAS Lead Time for Valid Data	toel	10	_	10	_	ns
48	OE Hold Time Referenced to WE *16	t oeh	5	_	5	_	ns
49	OE to Data In Delay Time	toed	15	_	17	_	ns
50	CAS to Data In Delay Time	tcdd	15	_	17	_	ns
51	DIN to CAS Delay Time *17	t dzc	0	_	0	_	ns
52	DIN to OE Delay Time *17	t DZO	0	_	0	_	ns
60	Fast Page Mode RAS Pulse width	t rasp	_	100000	_	100000	ns
61	Fast Page Mode Read/Write Cycle Time	t PC	40	_	45	_	ns
62	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	80	_	89	_	ns
63	Access Time from CAS Precharge *9, 18	t CPA	_	35	_	40	ns
64	Fast Page Mode CAS Precharge Time	t CP	10	_	10	_	ns
65	Fast Page Mode RAS Hold Time from CAS Precharge	t RHCP	35	_	40	_	ns
66	Fast Page Mode CAS Precharge to WE Delay Time	t CPWD	55	_	62	_	ns

Notes: *1. Referenced to Vss.

- *2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the number of address change as RAS = V_{IL}, CAS = V_{IH} and V_{IL} > −0.3 V. Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during RAS = V_{IL} and CAS = V_{IH}. Icc2 is specified during RAS = V_{IH} and V_{IL} > −0.3 V.
- *3. An initial pause (RAS = CAS = V_H) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_T = 5$ ns.
- *5. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- *6. Assumes that trco ≤ trco (max), trad ≤ trad (max). If trco is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trco exceeds the value shown. Refer to Fig.2 and 3.
- *7. If $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max), and $t_{ASC} \ge t_{AA} t_{CAC} t_{T}$, access time is t_{CAC} .
- *8. If trad \geq trad (max) and tasc \leq taa tcac t τ , access time is taa.
- *9. Measured with a load equivalent to two TTL loads and 100 pF.
- *10. toff and toff is specified that output buffer change to high impedance state.
- *11. Operation within the trod (max) limit ensures that trad (max) can be met. trod (max) is specified as a reference point only; if trod is greater than the specified trod (max) limit, access time is controlled exclusively by trad or trad.
- *12. trcd (min) = trah (min) + 2 tr + tasc (min).
- *13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- *14. Either trrh or trch must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twos < twos (min).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- *19. Assumes that CAS-before-RAS refresh.
- *20. twos, towd, trwd, tawd and topwd are not restrictive operating parameters. They are included in the data sheet as electrical characteristic only. If twos ≥ twos (min), the cycle is an early write cycle and Dout pin will maintain high impedance state through-out the entire cycle. If towd ≥ towd (min), trwd ≥ trwd (min), trwd ≥ trwd (min) and topwd ≥ topwd (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying trwl, towl, and tral specifications.





DESCRIPTION


To implement a read operation, a valid address is latched in by the \overline{RAS} and \overline{CAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by $\overline{RAS}(t_{RAC})$, $\overline{CAS}(t_{CAC})$, $\overline{OE}(t_{DEA})$ or column addresses (tan) under the following conditions:


If trcd > trcd (max), access time = tcac.


If $t_{RAD} > t_{RAD}$ (max), access time = t_{AA} .


If \overline{OE} is brought Low after trac, tcac, or taa(whichever occurs later), access time = toea.

However, if either CAS or OE goes High, the output returns to a high-impedance state after to_H is satisfied.













DESCRIPTION

The fast page mode of operation permits faster sucessive memory operations at multiple column locations of the same row address. This operations is performed by strobing in the row address and maintaining RAS at a Low level and WE at a Hight level druing all successive memory cycles in which the row address is latched. The address time is determined by tcac, taa, tcpa, or toea, whichever one is the latest in occurring.











Referesh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32.8-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, Dout pins are kept in a high-impedance state.




ration for the next CAS-before-RAS refresh operation.



DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of CAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.



DESCRIPTION

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the function of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. If, a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle $\overline{\text{CAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A10 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A9 are defined by latching levels on A0-A9 at the second falling edge of CAS.


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 2048 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CASbefore-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 2048 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 2048 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No	No. Parameter		MB8178	800A-60	MB8178	300A-70	Unit
140.	i didilietei	Symbol	Min.	Max.	Min.	Max.	Ollic
90	Access Time from CAS	t FCAC	_	50	_	55	ns
91	Column Address Hold Time	t FCAH	35	_	35	_	ns
92	CAS to WE Delay Time	t FCWD	70		77	_	ns
93	CAS Pulse Width	t FCAS	90	_	99	_	ns
94	RAS Hold Time	t FRSH	90	_	99	_	ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB817800A-60		MB8178	Unit	
140.	rai ailletei		Min.	Max.	Min.	Max.	Oilit
100	RAS Pulse Width	trass	100	_	100	_	μs
101	RAS Precharge Time	t RPS	110	_	125	_	ns
102	CAS Hold Time	t chs	-50	_	-50	_	ns

Note: Assumes self refresh cycle only

DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator. If \overline{CAS} goes to "L" before \overline{RAS} goes to "L" (CBR) and the condition of \overline{CAS} "L" and \overline{RAS} "L" is kept for term of \overline{tRAS} (more than 100 μ s), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during " \overline{RAS} = L" and " \overline{CAS} = L".


Exit from self refresh cycle is performed by togging RAS and CAS to "H" with specified tons min.. In this time, RAS must be kept "H" with specified tons min..

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

Restriction for Self Refresh operation;

For self refresh operation, the notice below must be considered.


- In the case that distributed CBR refresh are operated between read/write cycles Self refresh cycles can be executed without special rule if 2,048 cycles of distributed CBR refresh are executed within tree max..
- 2) In the case that burst CBR refresh or distributed burst RAS-only refresh are operated between read/write cycles 2,048 times of burst CBR refresh or 2,048 times of burst RAS-only refresh must be executed before and after Self refresh cycles.




* read/write operation can be performed non refresh time within this or time

■ PACKAGE DIMENSIONS

(Suffix: -PJ)



(Continued) (Suffix: -PFTN)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi

Kanagawa 211-88, Japan Tel: (044) 754-3763

Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9801

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).
CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.